Job Description
Looking for Senior Design Verification Engineers with Ethernet
7+yrs SOC UVM experience
Ethernet experience
- Concept-to-silicon experience in driving verification from an architecture and/or design specification to production silicon
- Experience with SystemVerilog, Python, C/C++, Bluespec and similar scripting and programming languages for verification and silicon modeling
Job Tags